



# COA

## Books

- ① Carl Hamacher, Comp. Organization & Embedded Systems
- ② William Stallings
- ③ Moh. Raf. and Rajan Chandra, Modern Computer Arch.

## \* Functional Units



\_/\_/\_


- The instruction register (IR) holds the instruction that is currently being executed.

- The program counter (PC) is another specialized register:

- (i) It contains the memory address of the next instruction to be fetched and executed.
- (ii) During the execution of an instruction, the contents of the PC are updated to correspond to the address of the next instruction to be executed.
- (iii) It is customary to say that the PC points to next instruction that is to be fetched from memory.

- General-purpose registers ( $R_0 - R_{n-1}$ ), often called processor registers. They ~~are~~ serve a variety of functions including holding operands that have been loaded from memory for processing.

- The processor-memory interface is a circuit which manages the transfer of data between main memory and the processor.



- A program must be in the main memory in order for it to be executed. It is often transferred there from secondary storage through input unit.
- Execution of program begins when PC is set to point to the first instruction of the program.
- The contents of the PC are transferred to the memory along with a read control signal.
- When the addressed word has been fetched from the memory, it is loaded into register IR.
- At this point, the instruction is ready to be interpreted (CPU decodes and understands) and executed.

Instructions such as Load, Store, and Add perform data transfer and arithmetic operations. If an operand that resides in the memory is required for an instruction, it is fetched from memory by sending its address to the memory and initiating a Read operation. When the operand has been fetched from the memory, it is transferred to a processor register. After operands have been fetched, the ALU can perform a desired arithmetic operation such as Add on values in processor registers. The result is sent to a processor register. If result is to be written into the memory with a Store instruction, it is transferred from processor register to the memory.

Some typical operating steps:

- (i) Programs reside in the memory through input devices
- (ii) PC is set to point to the first instruction
- (iii) The contents of PC are transferred to MAR. A read signal is sent to memory.
- (iv) The first instruction is read out and loaded into MDR.
- (v) Contents of MDR are transferred to IR

- (vi) Decode and execute the instruction. Get operands for ALU (Address to MAR - Read - MDR to ALU)
- (vii) Perform operation in ALU and store the result back to general-purpose registers.
- (viii) Transfer result to memory (address to MAR, result to MAR - Write)
- (ix) During execution, PC is incremented to next instruction.

Q) List the steps needed to execute the given instruction.

```
LOAD R2, LOC
```

- Send the address of the instruction word from register PC to the memory and issue a Read control command.
- Wait until the requested word has been retrieved from the memory.
- Load it into the register IR, where it is interpreted (decoded) by the control circuitry to determine the operation to be performed.
- Increment the contents of register PC to point to the next instruction in memory.

• Send the address value LOC from the instruction in register IR to the memory and issue a Read control command.

• Wait until the requested word has been retrieved from the memory, then load it into register R2.

### ★ Number Representation & Arithmetic Operations

• In computer systems, numbers are represented by a string of bits (0s and 1s) called a binary number.

Ex-  $5 \rightarrow 0101 \rightarrow 1 \times 2^0 + 0 \times 2^1 + 1 \times 2^2 + 0 \times 2^3$

• In binary numbers, the MSB (most significant bit) on the leftmost side represents the sign of the number (+  $\rightarrow$  0, -  $\rightarrow$  1)

• 1's complement:  $5 \rightarrow 0101$   
 $5' \rightarrow 1010$

(Also can be obtained by  $(2^n - 1) - (\text{number})$   
 $n \rightarrow$  no. of bits used)

• 2's complement:  $5'' \rightarrow 1010$  (5')  
 $\begin{array}{r} + 1 \\ \hline 1011 \end{array}$

(Also can be obtained by  $(2^n) - (\text{number})$ )

- \_/\_/\_
- Add / Subtract 1's Comp: Do not ignore carry, instead add 1 to end result.

Note:  $-2 - 3 = (-2) + (-3)$

- Add / Subtract 2's Comp: Ignore carry in end result.

Note: To verify answer, find 2's complement of (-)ve number to get (+)ve of same number.

- Using 2's complement,  $n$  bits can represent values in the range of  $(-2^{n-1})$  to  $(2^{n-1} - 1)$ . If the result is outside this range, then overflow has occurred.
- When both numbers to be added have same sign and are different from sign of result, overflow has occurred.

-x-

## Instruction Set Architecture (ISA)

- A complete instruction set, including operand addressing methods, is often referred to as instruction set architecture (ISA) of a processor.
- To execute a high level language program on a processor, the program must be translated to the machine language for that processor, which is done by a compiler program.
- Assembly language is a readable symbolic representation of machine language.

### \* Memory Locations and Addresses

- Memory consists of many storage cells each of which can store bit of info having value of 0 or 1.
- The usual approach is to deal with bits in groups, so that they can be together retrieved in a single basic operation.
- Each group of  $n$  bits is referred to as a word of information ( $n \rightarrow$  word length).
- Memory  $\rightarrow$  collection of words.
- 1 byte = 8 bits
- Modern computers have word lengths of 16 - 64 bits

Ex: If word length of computer is 32 bits.

8 bits	8 bits	8 bits	8 bits
ASCII char	ASCII char	ASCII char	ASCII char

- It is customary to use numbers from 0 to  $2^k - 1$ , for a suitable value of  $k$ .
- Memory can have  $2^k$  addressable locations.
- Byte locations have addresses 0, 1, 2, ...  
If word length of machine is 32 bits, successive words are located at addresses 0, 4, 8, ... with each word = 4 bytes

### ★ Big-Endian & Little-Endian Assignments

- Big endian  $\rightarrow$  lower byte addresses used for MSB of word (leftmost bytes)
- Little endian  $\rightarrow$  lower byte addresses used for LSB of word (rightmost bytes)
- MSB  $\rightarrow$  power of 2 is highest  
LSB  $\rightarrow$  power of 2 is lowest.

0	0	1	2	3
4	4	5	6	7
		⋮		
		⋮		
$2^k - 4$	$2^k - 4$	$2^k - 3$	$2^k - 2$	$2^k - 1$

0	3	2	1	0
4	7	6	5	4
		⋮		
		⋮		
$2^k - 4$	$2^k - 1$	$2^k - 2$	$2^k - 3$	$2^k - 4$

(word address)

BE

LE

- \_/\_/\_
- These are addresses used when accessing memory to store / retrieve a word.

## ★ Instructions & Sequencing

- A computer must have instructions capable of performing four types of operations:
  - (i) Data transfers between memory and processor registers
  - (ii) Arithmetic and logic operations on data.
  - (iii) Program sequencing & control.
  - (iv) I/O transfers

## ★ Register Transfer Notation (RTN)

- To describe transfer of information from one location in a computer to another.
- Addresses of memory locations  $\rightarrow$  LOC, PLACE, A, VAR2
- Predefined names for processor registers  $\rightarrow$  R<sub>0</sub>, R<sub>1</sub>, R<sub>5</sub>
- Registers in I/O  $\rightarrow$  DATAIN, OUTSTATUS

Ex:  $R_2 \leftarrow [LOC]$  (contents of memory loc LOC  $\rightarrow$  processor register R<sub>2</sub>)

$$R_4 \leftarrow [R_2] + [R_3]$$

\_/\_/\_

- LHS  $\rightarrow$  Name of destination location
- RHS  $\rightarrow$  Value

- Only contents of destination will change, not contents of source.

### \* Assembly Language Notation (ALN)

- Load R2, LOC (contents from memory location LOC transferred to processor register R2)
- Add R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> ( $R_1 = R_2 + R_3$ )

### \* RISC

- Computers that restrict each instruction into a single word in memory to reduce complexity, and include different types of instructions in the instruction set of are ~~a computer~~ called Reduced Instruction Set Computers (RISC)

- Each instruction fits in a single word.

- Memory operands are accessed only using Load/Store

- Load destination, source

(or)  
Load ~~processor~~-register, memory-location

- Addressing modes are the ways in which memory location can be specified.

- Add, destination, source 1, source 2

Ex:-  $C \leftarrow [A] + [B]$


- Load  $R_2, A$
- Load  $R_3, B$
- ~~Load  $R_4$~~
- Add  $R_4, R_2, R_3$
- Store  $R_4, C$

Store source, destination

(\*)

Store processor-register, memory-location

Address



Processor contains a register called program counter (PC) which holds address of next instruction to be executed

- Before execution, address of first instruction ( $i$ )  $\rightarrow$  PC
- Process control circuits use information in PC to fetch and execute instructions, one by one, in increasing order (straight line sequencing).
- During execution of each instruction,  $PC + 4$ . (size of instruction)
- There are two phases while executing a given instruction:
  - ① Instruction Fetch (Memory location  $\rightarrow$  IR (instruction register) (Address is in PC))
  - ② Instruction Execute (Arithmetic / Logic operation  $\rightarrow$  stored in destination location)

★ Branching

$i$	Load $R_2, NUM1$	<del><math>i+4</math></del> <del><math>i+8</math></del> <del><math>i+12</math></del> <del><math>i+16</math></del> <del><math>\vdots</math></del> <del><math>i+8n-12</math></del> <del><math>i+8n-8</math></del> <del><math>i+8n-4</math></del>	Load $R_2, N$
$i+4$	Load $R_3, NUM2$		Clear $R_3$
$i+8$	Add $R_2, R_2, R_3$		Determine address
$i+12$	Load $R_3, NUM3$		of next number, load
$i+16$	Add $R_2, R_2, R_3$		into $R_5$ , add to $R_3$
	$\vdots$		Subtract $R_2, R_2, \#1$
$i+8n-12$	Load $R_3, NUMn$		Branch - if - $[R_2] > 0$
$i+8n-8$	Add $R_2, R_2, R_3$		LOOP
$i+8n-4$	Store $R_2, SUM$		Store $R_3, SUM$
	$\vdots$		
SUM			SUM
NUM1			N
	$\vdots$		NUM1
NUMn			$\vdots$

- Here  $R_2 \rightarrow$  number of numbers.  
 $R_5 \rightarrow$  current number.  
 $R_3 \rightarrow$  SUM

## ★ Addressing Modes

- The different ways for specifying locations of instruction operands are known as addressing modes.

<u>Name</u>	<u>Syntax</u>	<u>Function</u>
Immediate	# Value	Operand = Value
Register	$R_i$	$EA = R_i$
Absolute	LOC	$EA = LOC$
Register indirect	$(R_i)$	$EA = [R_i]$
Index	$X(R_i)$	$EA = [R_i] + X$
Base with index	$(R_i, R_j)$	$EA = [R_i] + [R_j]$

- Here,  $EA =$  effective address  
 $X =$  index value.

- Register Mode: Operand is contents of processor register.
- Absolute Mode: Operand is in a memory location.

Ex:


Add  $R_1, R_2, R_3$  (register mode)  
 Load  $R_2, NUM1$  (absolute mode)

- Immediate mode

- Add  $R_n, R_c, \#200$  (Adding value 200 to contents of  $R_c$  and storing in  $R_n$ )
- Clear  $R_3$  ( $[R_3] \rightarrow 0$ )

Note - In many RISC-type processors, one general-purpose register is dedicated to ~~the~~ holding a constant value of 0. (register  $R_0$ ), whose contents cannot be changed.

- Indirect Mode: The effective address of operand is the contents of register specified in instruction.



It allows the instruction to use a register that contains the address of operand rather than operand itself. Here, register acts as a pointer to a memory location.

Ex:-  
 Load  $R_2, N$   
 Clear  $R_3$   
 Move  $R_n, \#NUM1$

LOOP:  
 Load  $R_5, (R_n)$  (Get next number)  
 Add  $R_3, R_3, R_5$  (Add to SUM)  
 Add  $R_n, R_n, \#4$  (Increment pointer to list)  
 Subtract  $R_2, R_2, \#1$  (Decrement counter)  
 Branch-if- $[R_2] > 0$  LOOP  
 Store  $R_3, SUM$

Here,  $R_4 \rightarrow$  pointer to numbers in the list.

Since Load can only be used to load memory source operands, we use Move instead, thus fetching contents of location of NUM1 operand (address)

Add  $R_4, R_4, \#4$  is used to add contents of pointer  $R_4$  to contain address of NUM2.

### Index Mode ( $X(R_i)$ )

$$EA = X + [R_i]$$

Ex:- Here, we want to add all the scores of a particular test by all  $n$  students and store them in SUM1, SUM2, SUM3

	N	n
	LIST	Student ID
	LIST+4	Test 1
	LIST+8	Test 2
	LIST+12	Test 3
	LIST+16	Student ID
		Test 1
		Test 2
		Test 3
		.
		.

Move  $R_2, \#LIST$

Clear  $R_3$  (test1)

Clear  $R_4$  (test2)

Clear  $R_5$  (test3)

Load  $R_6, N$  (counter)

LOOP: Load  $R_7, 4(R_2)$

~~Load~~

Add  $R_3, R_3, R_7$

Load  $R_7, 8(R_2)$

Add  $R_4, R_4, R_7$

Load  $R_7, 12(R_2)$

Add  $R_5, R_5, R_7$

Add R<sub>2</sub>, R<sub>2</sub>, #16 (increment pointer/next student)  
 Subtract R<sub>6</sub>, R<sub>6</sub>, #1 (decrement counter)  
 Branch if [R<sub>6</sub>] > 0 LOOP  
 Store R<sub>3</sub>, SUM1 (Total of Test 1)  
 Store R<sub>4</sub>, SUM2 (Total of Test 2)  
 Store R<sub>5</sub>, SUM3 (Total of Test 3)

★ CISC

- It is a computer architecture in which single instructions can execute several low-level operations, which may span more than one word of memory.
- They are not constrained by load/store architecture.
- Instructions in CISC typically don't use 3-address format, mostly 2-address.

Operation destination, source

• Add B, A ⇒ Add B, A, B  
(CISC) (RISC)

• Add C, A, B → Move C, B (CISC)  
(RISC) Add C, A

Move destination, source (includes functionality of load & store)

- Move can be used between Memory ⇒ Processor Register  
 Memory ⇒ Memory  
 Register ⇒ Register

## ★ Addressing Modes (CISC)

- Apart from (i) Immediate (ii) Register (iii) Absolute (iv) Indirect and (v) Index.

### — Autoincrement Mode $(R_i)+$

- After accessing operand, contents of registers are automatically incremented to point to the next operand in memory.

- Increment by 1 (byte-sized operands)  
2 (16-bit)  
4 (32-bit)

### — Autodecrement Mode $-(R_i)$

- Here, contents of register are decremented before being used as the effective address (EA)

Note: To push a new item on the stack

Subtract  $SP, \#4$   $\longrightarrow$  Move  $-(SP), NEWITEM$   
Move  $(SP), NEWITEM$  (letter)

To pop an item from stack

MOVE  $ITEM, (SP)$   $\longrightarrow$  Move  $ITEM, (SP)+$   
Add  $SP, \#4$

### - Relative Mode

- EA is determined by index mode using program counter (PC) instead of  $R_i$ :  $[X(PC)]$
- Addressed location is identified relative to the PC.


### \* Condition Codes

- Operations performed by processor typically generate results such as numbers (+, -, 0)
- Processor can maintain the information by recording in individual bits called flags, which are grouped together in a special processor register, called condition code register.

(i)	N (negative)	(T: 1, F: 0)	
(ii)	Z (zero)	(T: 1, F: 0)	
(iii)	V (overflow)	(T: 1, F: 0)	
(iv)	C (carry)	(T: 1, F: 0)	(on the MSB)

- Overflow occurs when result of arithmetic operation is outside range of values:  $(-2^{n-1})$  to  $(2^{n-1}-1)$  for n bits.

Ex:- For the Subtract instruction for register  $R_2$ ,



Ex:

Move R2, N  
Clear R3  
Move R4, #NUM1  
LOOP: Add R3, (R4)+  
Subtract R2, #1  
Branch >0 LOOP  
Move SUM, R3

### RISC

- Reduced Instruction Set Computers
- These chips are relatively simple to design
- Inexpensive.
- Less number of instructions
- Does not support arrays
- Registers are used for procedure arguments and return addresses
- It is a microprocessor architecture that uses a small instruction set of uniform length.

### CISC

- Complex Instruction Set Computers.
- These chips are complex to design.
- Relatively expensive
- More number of instructions
- Supports arrays
- Stack is used for procedure arguments and return addresses
- Offers hundreds of instructions of different sizes to the users.

Ex:-

SPARC, POWER PC

Ex:- Intel, AMD

A(1,2,3)

B(4,5,6)

$$A \cdot B = (1 \times 4) + (2 \times 5) + (3 \times 6) = 32$$

1/1

## ★ Examples

### ① Vector Dot Product

RISC

Move	R2, #A	(R2 points to vector A)
Move	R3, #B	(R3 points to vector B)
Load	R4, N	(counter)
Clear	R5	(dot product)

Loop:

Load	R6, (R2)	
Load	R7, (R3)	
Multiply	R8, R6, R7	(corresponding elements)
Add	R5, R5, R8	
Add	R2, R2, #4	(increment pointer)
Add	R3, R3, #4	
Subtract	R4, R4, #1	(decrement counter)
Branch -if- [R4] > 0	LOOP	
Store	R5, DOTPROD	

CISC

Move	R2, #A
Move	R3, #B
Move	R4, N
Clear	R5

Loop:

Move	R6, (R2) +
Multiply	R6, (R3) -
Add	R5, R6
Subtract	R4, #1
Branch > 0	LOOP
Move	DOTPROD, R5


$$\begin{array}{r} 0111 \\ + 1001 \\ \hline 1010 \end{array} \quad \begin{array}{r} 0111 \\ + 1000 \\ \hline 1000 \end{array} \quad 0111$$

— / — / —

## ARITHMETIC & LOGIC UNIT

### ★ Addition & Subtraction

- For unsigned numbers, carry indicates overflow.
- For signed numbers, overflow is indicated when:
  - (i) When two (+)ve numbers are added and result is (-)ve (Carry is considered)
  - (ii) When two (-)ve numbers are added and result is (+)ve



0011 (3)	1100 (-4)
+ 0100 (4)	+ 0100 (4)
0111 (7)	10000 (0)

0101 (5)	
+ 0100 (4)	
1001 (-7)?	
<del>1001</del>	Overflow

1001 (-7)	
+ 1010 (-6)	
10011 (Overflow)	
$(-2^4 + 2^1 + 2^0) = (-13)$	


Ex:

<del>0010</del>	$M = 5 = 0101$
<del>1111</del>	$S = -2 = 1110$
	$Z = 0010$

$M + S'' = M - S =$	0101
	+ 0010
	0111 = 7

$$\begin{array}{r} 1011 \\ + \quad 1 \\ \hline 1100 \end{array}$$

Ex:  $M = -6 = 1010$        $1010$   
 $S = 4 = 0100$        $+ 1100$   
 $-4 = \cancel{1}100$        $10110$  (Overflow)  
 $M-S = M+S'' = -10$        $-2^4 + 2^2 + 2^1 = -10$




★ Multiplication

• Multiplication of two n-bit binary integers results in a product of up to 2n bits in length.

$\begin{array}{r} 1011 \\ \times 1101 \\ \hline 1011 \\ 10000x \\ 1011xx \\ 1001xxx \\ \hline 10001111 \end{array}$	<p>Reverse</p> <p style="font-size: 2em;">}</p>	$\begin{array}{l} 1011 \times 1 \times 2^0 \\ 1011 \times 0 \times 2^1 \\ 1011 \times 1 \times 2^2 \\ 1011 \times 1 \times 2^3 \end{array}$ <p>Partial Products</p>
---	---	---

$$\begin{array}{r} 0010 \\ + 1011 \\ \hline 1101 \end{array}$$

$$\begin{array}{r} 0110 \\ + 1011 \\ \hline 00001 \end{array}$$




Ex:  $M = 1011^{(11)}$ ,  $M'' = 0101$   
 $Q = 1101^{(13)}$ ,  $n = 4$

	<u>C</u>	<u>A</u>	<u>Q</u> ← $Q_0$	<u>M</u>	
	0	0000	1101	1011	
A+M	0	1011	1101	1011	
>>	0	0101	1110	1011	-(1)
>>	0	0010	1111	1011	-(2)
A+M	0	1101	1111	1011	
>>	0	0110	1111	1011	-(3)
A+M	1	0001	1111	1011	
>>	0	1000	1111	1011	-(4)

143

# ★ Booth's Algorithm

Useful for multiplying negative numbers using 2's complement.



Ex:  $M = 0111 = 7$ ,  $M'' = 1001$   
 $Q = 0011 = 3$ ,  $n = 4$

	<u>A</u>	<u>Q</u>	<u>Q<sub>-1</sub></u>	<u>M</u>	
	0000	0011	0	0111	
A-M	1001	0011	0	0111	
>>	1100	1001	1	0111	→

$$\begin{array}{r} 0111 \\ + 1110 \\ \hline 10101 \end{array}$$

$$\begin{array}{r} 010111 \\ + \phantom{01} \\ \hline 011000 \end{array}$$

$$\begin{array}{r} 000110 \\ + 101000 \\ \hline 101110 \end{array}$$

$$\begin{array}{r} 110111 \\ + 011000 \\ \hline 100111 \end{array}$$

— 1 1

	<u>A</u>	<u>Q</u>	<u>Q<sub>-1</sub></u>	<u>M</u>	
>>	1110	0100	1	0111	⊖
A+M	0101	0100	1	0111	
	0010	1010	0	0111	⊖
>>	0001	0101	0	0111	⊖
	⏟ 21				

Ex: M = -24 = 101000, M'' = 010000  
 Q = -10 = 110110, n = 6

	<u>A</u>	<u>Q</u>	<u>Q<sub>-1</sub></u>	<u>M</u>	
>>	000000	110110	0	101000	
A-M	000000	011011	0	101000	⊖
	011000	011011	0	101000	
>>	001100	001101	1	101000	⊖
>>	000110	000110	1	101000	⊖
A+M	101110	000110	1	101000	⊖
>>	110111	000011	0	101000	⊖
A-M	001111	000011	0	101000	
>>	000111	100001	1	101000	⊖
>>	000011	110000	1	101000	⊖
	⏟ + 240				

Ex: M = -25 = 100111, M'' = 011001  
 Q = -4 = 111100

	<u>A</u>	<u>Q</u>	<u>Q<sub>-1</sub></u>	<u>M</u>	
>>	000000	111100	0	100111	
>>	000000	011110	0	100111	⊖
>>	000000	001111	0	100111	⊖
A-M	011001	001111	0	100111	

$$\begin{array}{r} 000110 \\ + 100111 \\ \hline 101101 \end{array}$$

$$1011 \rightarrow 0101$$

$$\begin{array}{r} 0111 \\ + 0001 \\ \hline 1100 \end{array}$$

$$\begin{array}{r} 10010 \\ + 0101 \\ \hline 10111 \end{array}$$

$$\begin{array}{r} 1110 \\ + 0101 \\ \hline 10011 \end{array}$$

— / — / —

	A	Q	Q <sub>-1</sub>	M	
→	001100	100111	1	100111	③
→	000110	010011	1	100111	④
→	000011	001001	1	100111	⑤
→	000001	100100	1	100111	⑥

100

Ex:  $M = -25 = 100111$ ,  $M'' = 011001$   
 $Q = 3 = 000011$

	A	Q	Q <sub>-1</sub>	M	
	000000	000011	0	100111	
A-M	011001	000011	0	100111	
→	001100	100001	1	100111	①
→	000110	010000	1	100111	②
A+M	101101	010000	1	100111	
→	110110	101000	0	100111	③
→	111011	010100	0	100111	④
→	111101	101010	0	100111	⑤
→	111110	110101	0	100111	⑥


★ Division

$$\begin{array}{r} 0000101 \\ 1011 \overline{) 10010011} \\ \underline{1011} \phantom{00} \downarrow \\ 01110 \phantom{00} \downarrow \\ \underline{1011} \phantom{00} \downarrow \\ 00111 \phantom{00} \downarrow \\ \underline{1011} \phantom{00} \downarrow \\ \phantom{00}100 \phantom{00} \end{array}$$

$$147 \div 11 = \sim 13$$

$$\begin{array}{r} 11011 \\ +11101 \\ \hline 111000 \end{array}$$

— / —



Expt

$$8 / 3 =$$

$$n = 5$$

$$Q = 01000$$

$$M = 3 = 00011, \quad M'' = 11101$$

	A	Q	
	00000	01000	
<<	00000	1000_	
A-M	11101	10001	-①
<<	11011	0001_	
A-M	11000	00011	-②

$$\frac{2}{3\sqrt{2}}$$

$$\begin{array}{r} 10000 \\ +11101 \\ \hline 101101 \end{array}$$

$$\begin{array}{r} 010010 \\ 00100 \\ +11101 \\ \hline 100001 \end{array}$$

$$\begin{array}{r} 11101 \\ +00011 \\ \hline 100000 \\ +00011 \\ \hline 100011 \end{array}$$

$$\begin{array}{r} 11101 \\ + \\ \hline 11110 \\ 00010 \\ +00011 \\ \hline 00011 \end{array}$$

$$\begin{array}{r} 11110 \\ +00011 \\ \hline 100001 \\ +00011 \\ \hline 100010 \end{array}$$

$$\begin{array}{r} 11101 \\ +00010 \\ \hline 11111 \\ +00011 \\ \hline 100010 \end{array}$$


$$\begin{array}{r} 00010 \\ +11101 \\ \hline 11111 \\ \hline \end{array}$$

$$\begin{array}{r} \ll \\ A-M \end{array} \begin{array}{r} A \\ \hline 10000 \\ 101101 \end{array}$$

$$\begin{array}{r} Q \\ \hline 0011 \end{array}$$

	A	Q	
	00000	01000	
<<	00000	1000_	
A-M	11101	1000_0	
A+M	00000	1000_0	-①
<<	00000	0000_	
A-M	11110	00000	
A+M	00001	00000	-②
<<	00010	0000_	
A-M	11111	00000	
A+M	00010	00000	-③
<<	00100	0000_	
A-M	00001	00001	-④
<<	00010	0001_	
A-M	00101	00010	
A+M	00010	00010	-⑤
	<u>2</u>	<u>2</u>	

- $D = Q \times d + R$
- $\text{sign}(R) = \text{sign}(D)$
- $\text{sign}(Q) = \text{sign}(D) + \text{sign}(d)$



(Non-Restoring  
Division  
Algorithm)

Ex:         

$Q = 11 = 1011$

$M = 3 = 0011$

$M'' = 1101, n = 4$

P.T.O.  $\rightarrow$

$$\begin{array}{r} 1101 \\ +0001 \\ \hline 1110 \end{array} \quad \begin{array}{r} 1100 \\ +0011 \\ \hline 1111 \end{array} \quad \begin{array}{r} 1111 \\ +0011 \\ \hline 10010 \end{array} \quad \begin{array}{r} 0101 \\ +1101 \\ \hline 10010 \end{array} \quad \sqrt[3]{\frac{11}{9}}$$

	<u>A</u>	<u>B</u>	
	0000	1011	
<<	0001	0110	
A-M	1110	0110	-①
		<del>1110</del>	
<<	1100	110	
A+M	1111	1100	-②
<<	1111	100	
A+M	0010	1001	-③
<<	0101	001	
A-M	<u>0010</u>	<u>0011</u>	-④
	2	3	

★ Floating Point Numbers

Ex: Convert decimal  $\rightarrow$  binary : 4.25  
 $4 \rightarrow 100$   
 $0.25 \rightarrow 0.25 \times 2 = 0.5 \rightarrow 0$   
 $0.5 \times 2 = 1 \rightarrow 1$  ✓

$\therefore (4.25)_{10} = (100.01)_2$


Ex: Convert binary  $\rightarrow$  decimal : 10100.101

$$1 \ 0 \ 1 \ 0 \ 0 \ . \ 1 \ 0 \ 1$$

$$2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0 \ \cdot \ 2^{-1} \ 2^{-2} \ 2^{-3}$$

= 20.625

Ex:  $9.76 \times 10^{14}$




S  $\rightarrow$  significand  
 B  $\rightarrow$  base (implicit)  
 E  $\rightarrow$  exponent

### 32-bit IEEE Format

- Sign bit
- 23 significant bit (mantissa)
- 8 bits for signed exponent.

$$\pm 1.M \times 2^{E'-127}$$



Exer

$$0 \mid 10000001 \mid 0100011001100110011001$$

$$S = 0 \text{ (+)}$$

$$E' = (10000001)_2 = (129)_{10}$$

$$E = 129 - 127 = 2$$

$$\begin{aligned} \text{Normalized form: } & 1.010001100\dots \times 2^2 \\ & = 101.0001100\dots \\ & = 5 \end{aligned}$$

Exer

$$1 \mid 01111111 \mid 1000000\dots$$

$$S = 1 \text{ (-)}$$

$$E' = 127$$

$$E = 0$$

$$\begin{aligned} \text{N.F} & = -1.100\dots \times 2^0 \\ & = -1.1 \\ & = -1.5 \end{aligned}$$

From decimal  $\rightarrow$  32-bit.

Ex:-

22.125

$S = 0 (+)$

$22 = 10110$

$0.125 \times 2 = 0.25 \rightarrow 0$

$0.25 \times 2 = 0.5 \rightarrow 0$

$0.5 \times 2 = 1 \rightarrow 1$

$22.125 = 10110.001$

$22.125 = 1.0110001 \times 2^4$

$E = 4$ ,  $E' = 127 + 4 = 131 = 10000011$

$010000011 / 0110001 \dots$

## ★ Floating Point Arithmetic

- Exponent overflow: (+) exponent exceeds maximum possible exponent value  $(-\infty)$   $(\infty)$
- Exponent underflow: (-) exponent less than minimum possible exponent value  $(-200 < -127)$   $(0)$
- Significant underflow: Digits may flow off right end of significant.
- Significant overflow: Addition of two significands of same sign may result in carry out in MSB.
- Divide by zero
- Invalid operations such as  $0/0$  or  $\sqrt{-1}$  are attempted.

$$\frac{1}{2} + \frac{1}{8} = \frac{5}{8}$$

Addition / Subtraction of Floating Point Numbers

- Choose no. with smallest exponent and shift it's mantissa right a no. of steps = diff in exponents.
- Set exponent of result equal to larger exponent
- Perform addition / subtraction on mantissas and determine sign. Normalize if required (1, M format)

Ex  $A = 96.625 \quad (+) \quad B = 12.125$

$$96 = 01100000$$

$$0.625 \times 2 = 1.25 \rightarrow 1$$

$$0.25 \times 2 = 0.5 \rightarrow 0$$

$$0.5 \times 2 = 1 \rightarrow 1$$

$$12 = 1100$$

$$0.125 \times 2 = 0.25 \rightarrow 0$$

$$0.25 \times 2 = 0.5 \rightarrow 0$$

$$0.5 \times 2 = 1 \rightarrow 1$$

$$A = 1100000.101$$

$$= 1.100000101 \times 2^6$$

$$B = 1100.001$$

$$= 1.100001 \times 2^3$$

(smaller exponent)

$$1.100000101 \times 2^6$$

$$+ 0.0011000001 \times 2^6$$

$$1.101100101 \times 2^6$$

$$= 1101100.101$$

$$= 108.75$$

~~$$1101100110$$~~

$$1110000101 \quad 101100110000$$

## Multiplication

If either operand is 0, result = 0.

Add exponents and multiply the mantissas and determine sign of result.

Normalize if necessary.

## Division

- If divisor = 0, result =  $\infty$  / error (can't divide by 0)
- If dividend = 0, result = 0
- Subtract exponents and divide mantissas and determine sign of result. Normalize if required.

Exs

$$X = 2.0$$

$$= 01 = 1.00 \times 2^1$$

$$Y = 3.0$$

$$= 11 = 1.10 \times 2^1$$

$$X \div Y = 1.10$$

$$\begin{array}{r} \times 1.00 \\ \hline 000 \end{array}$$

$$000x$$

$$\underline{110xx}$$

$$1.1000 \times 2^2 = 110.00 \Rightarrow 6$$

Exs

$$A = 0 | 10000100 | 0100$$

$$B = 1 | 00111100 | 1100$$

$$A: S = 0 (+)$$

$$E' = 132$$

$$E = 7$$

$$A = 1.0100 \times 2^7$$

$$B: S = 1 (-)$$

$$E' = 60$$

$$E = 67$$

$$B = 1.$$

$$\begin{array}{r}
 01111010 \\
 + \phantom{0}1 \\
 \hline
 01111011 \\
 + 10001000 \\
 \hline
 10000011
 \end{array}$$

—/—/—

Ex:

$$A = 96.625$$

$$= 1100000.101$$

$$= 1.100000101 \times 2^6$$

$\times$

$$B = 12.125$$

$$= 1100.001$$

$$= 1.100001 \times 2^3$$

Adding the exponents  $\rightarrow 2^9$

Multiplying mantissa's  $\rightarrow 1.0010010011100101 \times 2^{10}$

$$= 1171.578$$

Ex:

$$X = 0.532 \times 10^3 \quad (\div) \quad Y = 0.521 \times 10^3$$

Exponent  $\rightarrow 2^0$


$$X = 0.532 \times 2 = 1.064 \rightarrow 1$$

$$Y = 0.521 \times 2 = 1.042 \rightarrow 1$$

## - Guard Bits

- Mantissas of initial operands and final results are limited to 24 bits (including implicit leading 1)
- Retaining extra bits, often called guard bits, yields maximum accuracy in final results.

(i) • One way to remove the guard bits is by chopping



for fractions in the range of  $0.b_1b_2b_3000(\text{to})0.b_1b_2b_3111$

(ii) • Another way is von Neumann rounding,  
If bits to be removed are all 0's,  $0.b_1b_2b_3\cancel{000}$   
If bits (any) to be removed are 1,  
LSB of retained bits  $\rightarrow 1$ .

If guard bits  $\neq 000$ , then  $0.b_1b_21$

(iii) • Another way is rounding;  
If there is 1 in the MSB of guard bits,  
1 is added to LSB position of retained bits.

- $0.b_1b_2b_31 \rightarrow 0.b_1b_2b_3 + 0.001$   
 $0.b_1b_2b_30 \rightarrow 0.b_1b_2b_3$

# CONTROL UNIT

CPU

Processing section

(includes hardware elements ALU, shift registers, comparators, MUX to operate on data)

Control Unit

(controls system operating by routing selected data items to selected processing hardware at right time)

- To initiate an operation within the system, signals are generated by the control unit, which are synchronized by a master clock.
- Inputs of Control Unit are (i) master clock (ii) status info from processing section (iii) command signals from external agent. <sup>(condition)</sup>
- Outputs produced are signals that drive the processing section and responses to external environment (operation complete / aborted) due to exceptions (overflow / underflow)
- The key responsibilities of control unit are:
  - (i) Interpretation: Control unit reads instructions from memory (using PC as pointer), recognizes instruction type, gets operands and routes them to appropriate functional units of execution unit.

(ii) Sequencing: Control unit determines address of next instruction to be executed and  $\longrightarrow$  PC.

- A digital processing system is a collection of registers where processing activity is performed by a sequence of data transfer operations among registers either directly or with processing hardware (ALU)

Ex: 8-bit info moved from register A to register B.  
 $\Rightarrow B \leftarrow A$ , declare register  $A[8]$ ,  $B[8]$


Ex: If higher order byte of 16-bit PC = one 8-bit register  
Declare registers:  $PC[16]$   
Declare subregister:  $PCH[8] = PC[15-8]$

Ex: MSB of A copied to LSB of B  
 $B[0] \leftarrow A[7]$


- Normally information transfer is controlled by enable signal E.
- For 16-bit PC,  $PCH[8] = PC[15-8]$   
 $PCL[8] = PC[7-0]$

• Here  $E: B \leftarrow A$


- Purpose of enable input is to make sure data transfer between A and B registers takes place only under predetermined condition and not every clock pulse.



- $E=0 \Rightarrow$  Register B retains current value.
- $E=1 \Rightarrow B_i \leftarrow A_i$




- D flip-flop stored value chosen by MUX and updates value of  $B_i$  on clock edge.



- Here, if  $A > B$  and  $D[0] = 0$ , then  $A \leftarrow B$   
 $C_0 : A \leftarrow B$  where  $C_0 = G \& (D[0])'$

- Here, if  $x=0, t=1$ ,  
 $A \leftarrow B$   
 else,  $A \leftarrow D$



- $C_0 : A \leftarrow B$  (1) where  $C_0 = x't$   
 $C_0' : A \leftarrow D$  (0) where  $C_0' = (x't)' = (x+t')$

Note

$$A = 10101010$$

$$ASR(A) = \underline{1}1010101 \quad (\text{arithmetic right shift})$$

$$LSR(A) = \underline{0}1010101 \quad (\text{logical right shift})$$

Exs

(Register transfer notations)

$$D \leftarrow A' \quad (\text{transfer complement of } A \text{ to } D)$$


$$A' + 1 \quad (2\text{'s complement of } A)$$

$$D \leftarrow A \vee B \quad (\text{OR gate})$$

$$D \leftarrow A \wedge B \quad (\text{AND gate})$$

- For concatenation use  $A \$ B$

Read/Write Memory (RWM) is a part of the processing section where each ~~word~~ <sup>word</sup> is considered as an addressable register.



- Memory Address Register (MAR) is used as a pointer to a memory word, which holds the address of desired memory word.
- Memory Buffer Register (MBR) is used to temporarily store data being transferred.

$$R: MBR \leftarrow M((MAR))$$

$$W: M((MAR)) \leftarrow MBR$$

- $M$  is used to indicate a memory.  $M((MAR))$  indicates memory word  $X$  addressed by contents of MAR.

## \* Bus

- Buses are shared communication systems that transfer data ~~from~~ between components inside a computer or between computers; consisting of multiple wires/lines that can carry data signals, info, etc.
- They are used to route data in and out of digital processing system. (in-bus and out-bus)

Ex  
Declare registers  $A[8]$ ,  $M[8]$ ,  $Q[8]$ ;  
Declare buses  $inbus[8]$ ,  $outbus[8]$ ;  
Start:  $A \leftarrow 0$ ,  $M \leftarrow inbus$ ;  
 $Q \leftarrow inbus$ ;  
Loop:  $A \leftarrow A + M$ ,  $Q \leftarrow Q - 1$ ;  
If  $Q < 0$  (or)  $Q > 0$  then Loop  
 $Outbus = A$ ;  
Halt: Go to Halt


$$M = 2_{10} \times Q = 3_{11} \quad (\text{unsigned multiplication})$$

<u>A</u>	<u>Q</u>	<u>Operation</u>
00	11	
10	10	$A \leftarrow A + M$ , $Q = Q - 1$
100	01	$A \leftarrow A + M$ , $Q = Q - 1$
110 = 6	00	$A \leftarrow A + M$ , $Q = Q - 1$

- Comma inserted between operations that can be executed simultaneously, while semicolon between operations that can be executed serially.

## Single Bus RALU

- All CPU registers are connected to the same bus. Whenever the ALU requires two operands, operands can be transferred only one at a time.
- Bus must be shared among various operands
- ALU must have buffer registers to hold transferred operand




Ex:-

- For  $R_2 \leftarrow R_0 + R_1$ , it is completed in 3 clock cycles;
- (i) Buffer A  $\leftarrow [R_0]$
  - (ii) Buffer B  $\leftarrow [R_1]$
  - (iii) Sum from ALU  $\rightarrow R_2$

- For single bus, if operands are in memory, two clock cycles are required to retrieve them.
- Speed  $\downarrow$ , Hardware  $\uparrow$

## - Two Bus RALU

- All general-purpose registers are connected to both buses A and B, hence the two operands required by ALU are routed in one clock cycle.
- Information flowing on bus may be from general-purpose registers or special-purpose registers (divided into two groups).
- Data from two special-purpose registers of same group cannot be transferred to ALU at same time.




- Output of ALU may be routed to either special purpose registers or general-purpose registers.
- Transfer of required operands and loading of ALU output buffer register takes place in one cycle, then routed to required destination in second cycle.

Ex  $R_2 \leftarrow R_0 + R_1$  can be completed in two clock cycles.

### Three Bus RALU

- Addition of another bus C allows the system to perform operations such as  $R_2 \leftarrow R_0 + R_1$  in one clock cycle but will increase system cost.
- Finite delay will occur due to transfer of operands to ALU and time taken by ALU for producing result.




Note

Speed of operation  $\Rightarrow 1 < 2 < 3$   
 Design Simplicity  $\Rightarrow 1 > 2 > 3$


# ★ Hardwired Control Design

Step 1: Task Definition: Design a Booth's multiplier to multiply two 4-bit 2's complement numbers.

Step 2: Propose a trial processing section.



<u>Q[1]</u>	<u>Q[0]</u>	<u>Action</u>
0	0	None (ASR)
0	1	Add M
1	0	Subtract M
1	1	None (ASR)



Step 3 Register Transfer Description (RTD) of algorithm.

Declare registers  $A[4]$ ,  $M[4]$ ,  $Q[5]$ ,  $L[3]$ ;  
 Declare buses  $inbus[4]$ ,  $outbus[4]$ ;

Start:  $A \leftarrow 0$ ,  $M \leftarrow inbus$ ,  $L \leftarrow 4$ ;  
 $Q[4:1] \leftarrow inbus$ ,  $Q[0] \leftarrow 0$ ;

Loop: if  $Q[1:0] = 01$ , then go to ADD;  
 if  $Q[1:0] = 10$ , then go to SUB;  
 go to Rshift

ADD:  $A \leftarrow A + M$   
 Go to Rshift;

SUB:  $A \leftarrow A - M$ ;  
~~Go to Rshift;~~


Rshift: ASR (AQ),  $L \leftarrow L - 1$ ;  
 if  $L > 0$ , then Go to Loop  
 $outbus = A$ ;  
 $outbus = Q[4:1]$ ;

Halt: Go to Halt

Step 1: Validate (using example)

Step 5: Describe the basic characteristics of the hardware elements to be used in the processing section.


(a) General-purpose storage registers



C	L	R	D	Action
1	0	0	0	Clear
0	1	0	0	Load External Data
0	0	1	0	Right shift
0	0	0	1	Decrement (-1)
0	0	0	0	No change


$S_r \rightarrow$  serial input for right shift.

(b) 4-bit adder/subtractor




Control Input	F
1	$x+y$
0	$x-y$

(c) Tristate buffers (used to control the data transfer to the output).




Control Input	Y
1	$\bar{x}$
0	High Z (no output)

Step 6: Complete design of processing section with imp control points




- Here
- $C_0 : A \leftarrow 0$
  - $C_1 : M \leftarrow \text{inbus}$
  - $C_2 : L \leftarrow 4$
  - $C_3 : Q[4:1] \leftarrow \text{inbus}$   
 $Q[0] \leftarrow 0$
  - $C_4 : F = x + y \quad (1)$   
 $F = x - y \quad (0)$
  - $C_5 : A \leftarrow F$
  - $C_6 : \text{ASR}(A \ \$ \ Q)$
  - $C_7 : L \leftarrow L - 1$
  - $C_8 : \text{Outbus} = A$
  - $C_9 : \text{Outbus} = Q[4:7]$

Step 7: Block diagram of controller.



- RESET input is an asynchronous input used to reset the controller, to start new computation. Clock input is used to synchronize controller's action.

Step 8: State diagram of controller.




State	Op	Control
T <sub>0</sub>	A ← 0	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
T <sub>1</sub>	L ← 4 M → inbus Q[4:1] ← inbus Q[0] ← 0	C <sub>3</sub>
T <sub>2</sub>	—	—
T <sub>3</sub>	A ← A + M	C <sub>4</sub> , C <sub>5</sub>
T <sub>4</sub>	A ← A - M	C <sub>5</sub> (L <sub>4</sub> = 0)
T <sub>5</sub>	ASR(A, Q)	C <sub>6</sub> , C <sub>7</sub>
T <sub>6</sub>	L ← L - 1	C <sub>8</sub>
T <sub>7</sub>	Outbus = A	C <sub>9</sub>
T <sub>8</sub>	Outbus = Q[4:1]	C <sub>9</sub>
T <sub>9</sub>	—	—

## \* Microprogrammed Control Unit

- Control Word (CW): All control signals that can be simultaneously activated are grouped to form a CW.
- Each control word contains signals to activate one/more  $\mu$ programs ( $A \leftarrow 0$ ,  $B \text{ outbus} = A$ , etc.) and are stored in control memory (CM).
- After control words are fetched from CM, individual control fields are routed to various functional units to achieve desired tasks.
- All  $\mu$ instructions have two fields; (a) Control field, to indicate which control signals to be activated, and (b) Next address field to specify address of next  $\mu$ instruction.

### — Wilke's design


- Decoder and diode utilize an  $8 \times 8$  ROM, each ~~containing~~ holding an 8-bit control word,



- Contents of ROM are retrieved by specifying it's address in CMAR (Control Memory Address Register)
- It is possible to load CMAR with externally specified new starting address. The external condition sets/reset the condition flipflop.


Ex:- If current ROM address = 5  
 External condition = 1, 5  $\rightarrow$  1 (reset)  
 = 0, 5  $\rightarrow$  6 (set)

- Length of  $\mu$ instruction depends on: (a) degree of parallelism, (b) control field organization (c) method of specifying next address.
- Sequential execution is handled by (+)  $\mu$ program counter.
- Branching (conditional/unconditional) handled by having fields in  $\mu$ instruction that specify next address.




- Encoding & Decoding

• Consider the simple register transfer to outputs.




- Here  $C_0$  : Outbus = A  
 $C_1$  : Outbus = B  
 $C_2$  : Outbus = C  
 $C_3$  : Outbus = D



$C_0$	$C_1$	$C_2$	$C_3$	
1	0	0	0	Outbus = A
0	1	0	0	Outbus = B
0	0	1	0	Outbus = C
0	0	0	1	Outbus = D
0	0	0	0	No operation




(shorter control field, short instructions)





$E_2$	$E_1$	$E_0$	
0	0	0	No operation
0	0	1	Outbus = A
0	1	0	Outbus = B
0	1	1	Outbus = C
1	0	0	Outbus = D

For 15 control lines :



Preceded:




Here, two signals of different groups can be activated in parallel.

C <sub>1</sub>		C <sub>8</sub>	✓
C <sub>1</sub>		C <sub>2</sub>	✗

The next-address field from instruction can be determined by using Micro Program Counter (MPC)

Organization



## (a) Control Memory Buffer Register (CMBR)

- Latch that functions similar to MBR of main memory, acts as buffer for microinstructions retrieved from CM.
- Control ~~function~~<sup>select</sup> field selects the external conditions to be tested (acts as select input to MUX)
- MPC will be loaded with address specified in Branch Address field (when external condition = 1)
- Else, if external condition = 0, MPC will point to next microinstruction to be executed.  $\rightarrow$  CMBR.
- Control function field holds control information in encoded form.

## (b) Micro Program Counter

- Holds address of next microinstruction to be executed. Initially it is loaded from external sources to point to starting address of  $\mu$  program.

## (c) External Condition Select MUX

- MUX selects one of external conditions according to contents of condition select field, and loads in MPC. (in encoded form)
- Encoding leads to short microinstruction, less cost, small CM.

• Suppose for six external conditions,

<u>Condition select</u>	<u>Action taken</u>
000	No branching (Output (MUX) = 0)
001	Branch if $X_1 = 1$
010	Branch if $X_2 = 1$
011	Branch if $X_3 = 1$
100	Branch if $X_4 = 1$
101	Branch if $X_5 = 1$
110	Branch if $X_6 = 1$
111	Branch always (unconditional)

• Here if 000  $\Rightarrow$  Output (MUX) = 0, MPC (+)  
 010  $\Rightarrow$  Output (MUX) = value of  $X_2$   
 111  $\Rightarrow$  Output (MUX) = 1, Branch address

Ex:- ~~Write~~ Design Microprogrammed Control Unit for Booth's Multiplier.


<u>CM Address</u>	<u>Control Word</u>
0	START $A \leftarrow 0, M \leftarrow \text{inbus}, L \leftarrow 1$
1	$Q[4:1] \leftarrow \text{inbus}, Q[0] \leftarrow 0$
2	LOOP: if $Q[1:0] = 01$ then go to ADD
3	if $Q[1:0] = 10$ then go to SUB
4	GO to RSHIFT
5	ADD $A \leftarrow A + M$
6	GO to RSHIFT
7	SUB $A \leftarrow A - M$
8	RSHIFT ASR (A & Q), $L \leftarrow L - 1$ ;
9	If $Z = 0$ , then go to LOOP
10	Outbus = A
11	Outbus = $Q[4:1]$ ;
12	HALT: Go to HALT

• CM hold 13 words

	<u>Condition Select</u>	<u>Action taken</u>
Conditions	0 0 0	No branching
	0 0 1	Branch if $Q[1] \& Q[0] = 01$
	0 1 0	Branch if $Q[1] \& Q[0] = 10$
	0 1 1	Branch if $Z = 0$
	1 0 0	Unconditional branch

$$\begin{aligned}
 \text{Size of CM} &= \text{Size of condition select} + \\
 &\quad \text{Size of branch} + \text{No. of function field.} \\
 &\quad \quad \quad \quad \quad \quad \quad \quad \quad (C_0 \rightarrow C_9) \\
 &= 3 + 4 + 10 \\
 &= 17 \text{ bits}
 \end{aligned}$$

$$\text{Size of CMBR} = 13 \times 17 = 221 \text{ bits}$$



ADDRESS		CONTROL WORD											
Dec.	Binary	Condition Select	Branch Address	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>
0	0 0 0 0	0 0 0	0 0 0 0	1	1	1	0	0	0	0	0	0	0
1	0 0 0 1	0 0 0	0 0 0 0	0	0	0	1	0	0	0	0	0	0
2	0 0 1 0	0 0 1	0 1 0 1	0	0	0	0	0	0	0	0	0	0
3	0 0 1 1	0 1 0	0 1 1 1	0	0	0	0	0	0	0	0	0	0
4	0 1 0 0	1 0 0	1 0 0 0	0	0	0	0	0	0	0	0	0	0
5	0 1 0 1	0 0 0	0 0 0 0	0	0	0	0	1	1	0	0	0	0
6	0 1 1 0	1 0 0	1 0 0 0	0	0	0	0	0	0	0	0	0	0
7	0 1 1 1	0 0 0	0 0 0 0	0	0	0	0	1	0	0	0	0	0
8	1 0 0 0	0 0 0	0 0 0 0	0	0	0	0	0	1	1	0	0	0
9	1 0 0 1	0 1 1	0 0 1 0	0	0	0	0	0	0	0	0	0	0
10	1 0 1 0	0 0 0	0 0 0 0	0	0	0	0	0	0	0	1	0	0
11	1 0 1 1	0 0 0	0 0 0 0	0	0	0	0	0	0	0	0	0	1
12	1 1 0 0	1 0 0	1 1 0 0	0	0	0	0	0	0	0	0	0	0

### Hardwired Control Unit

### Microprogrammed Control Unit


- |   |  |
|---|--|
| <ul style="list-style-type: none"> <li>• Generates control signals needed for processor using logic circuits.</li> <li>• Faster.</li> <li>• Difficult to modify since it will require hardware redesign.</li> <li>• More expensive.</li> <li>• Limited no. of instructions due to hardware constraints.</li> <li>• Used in RISC.</li> </ul> | <ul style="list-style-type: none"> <li>• Generates control signals with the help of microinstructions stored in control memory.</li> <li>• Slower.</li> <li>• Easier to modify, changes can be made at microinstruction level.</li> <li>• Less expensive.</li> <li>• Can support large number of instructions.</li> <li>• Used in CISC.</li> </ul> |
|---|--|

## MEMORY SYSTEMS

- The maximum size of the memory that can be used in any computer is determined by addressing scheme.
- Number of locations represent size of address space of the computer.

Ex If system uses 16-bit addresses, it can generate  $2^{16}$  unique addresses, address space size is 65,536 memory locations or 64 KB (1KB = 1024 B)

- Memory is designed to store and retrieve data in word-length quantities.




- The processor uses address lines to specify memory locations involved in data-transfer operation, and uses data lines to transfer the data.
- Control lines carry the command indicating Read or Write operation, and whether byte/word should be transferred.
- After receiving response from memory, the memory-function ~~is~~ completed (MFC) signal is asserted and proceeds to the next step of execution.

- \_/\_/\_
- Memory access time is the time taken for system to retrieve data from memory after request is made, which includes time required to locate specific memory location and then transfer data to processor.
  - Memory cycle time = (interval between start of one memory operation and start of next) + (memory access time) + (extra time to reset / prepare for next operation)
  - Random-Access-Memory (RAM) is the type of computer memory that can be accessed randomly, any memory location can be read/written at same amount of time regardless of physical location in memory. Used to store data and instructions that are actively used/processed by CPU.
  - Implemented using Semiconductor Integrated Circuits (IC's) which consist of multiple components such as transistors, capacitors, diodes all fabricated onto single piece of silicon.
  - Since processor can process information faster than fetching from memory, one way to reduce memory access time is cache memory.
  - Cache memory is small fast memory inserted between larger, slower main memory and processor, used to store currently active portions of program and data.
  - Virtual memory is a technique in which active portions of program are stored in main memory and remainder stored in secondary storage device.

- Data is always transferred in blocks for high speed and efficient data transfer.

## ★ Internals of Memory Chip



- Memory cells are organized in the form of an array each cell capable of storing one bit information.
- Each row constitutes a memory word connected to a word line driven by address decoder on the chip.
- ~~Each~~ Cells in each column are connected to the Sense/Write circuit by two-bit lines.
- During Read operation, circuit senses/reads information stored in the cells selected by word lines and places it on output data lines.
- During Write operation, circuit receives input data and stores them in cells of selected word.

$$64 \text{ KB} = 2^{16} = 64 \text{ KB} = 64 \times 1024 \text{ B}$$


$$2^{32} = 4 \text{ GB} = 4 \times (1024)^3$$

$$\text{MB} \rightarrow (1024)^2$$

## COA (MODULE-5) (Contd.)

### Dynamic RAM

- If several memory words are organized in row, 10-bit address is divided into 5-bit row address which selects a row of 32 cells all accessed in parallel, and 5-bit column address, connecting only one of these cells to external data line via I/O MUX.



### ★ Large Memory Structures

#### Static memory systems

- Consider a memory consisting of  $2M$  words of 32-bits each implemented using  $512 \text{ K} \times 8$  static memory chips.
- Each chip has a control input called Chip-Select.

When  $\text{input} = 1$ , it enables chip to accept data from / to place data on data lines, while others are electrically disconnected from data lines.


Step 1: 
$$\left. \begin{array}{l} \text{No. of smaller} \\ \text{chip to meet} \\ \text{smaller size} \end{array} \right\} \begin{array}{l} \text{(row} \times \text{column)} \\ = \text{Total required size} / \text{size of smaller chips} \\ = \frac{2M \times 32}{512K \times 8} = \frac{2 \times (1024)^2 \times 2^5}{512 \times 1024 \times 2^3} \\ = 2^4 = 16 \text{ chips} \end{array}$$


Step 2: No. of small chip to connect in // (no. of columns)  $\Rightarrow$   
 In  $2M \times 32$ , 32 bits required and in  $512K \times 8$ ,  
 8 bits of data required,  $\Rightarrow \frac{32}{8} = 4$  columns

Step 3: No. of rows =  $\frac{16}{4} = 4$

Step 4: In  $2M \times 32$ , 21 ( $2M = 2^{21}$ ) address lines required.  
 In  $512K \times 8$ , 19 ( $512K = 2^{19}$ ) address lines required.  
 Hence, first 19 lines connected to  $512K \times 8$  chips  
 For selecting row, 2 lines connected to decoder

From the selected row, 4 chips of  $512K \times 8$  will read/write 8-bits of data each, meeting the size of 32 bits.





## Dynamic Memory Systems

- To reduce no. of memory chips in a given computer, memory chips are organized to read/write in parallel.
- Memory modules are assemblies that house many memory chips on a small board that plugs into a socket on computer's motherboard. They are of two types: Single In-Line Memory Module (SIMM) or Dual In-Line Memory Modules (DIMM) depending on configuration.

## - Memory Controller

- ~~Memory~~ Since a typical processor issues all bits of an address at the same time, a MUX is required, with the help of memory control circuit (MCC)
- It accepts complete address and R/W signal from processor under control of Request signal.
- It forwards the R/W signals and row and column portions of address and generates the Row Address Strobe (RAS) signal and Column Address Strobe (CAS) signal.
- Dynamic RAM requires periodic refreshing, since they consist of capacitors & transistors. If capacitor leaks over time, data will be lost.
- Refresh Overhead =  $\frac{(\text{No. of refresh cycles}) \times (\text{Access time})^{(s)}}{(\text{Refresh time})}$

### SRAM

- Can store data under power
- Low storage capacity
- More expensive
- Faster and low power consumption.
- Used in cache memory

### DRAM


- Saves data for a few moments w/o power.
- High storage capacity.
- Less expensive.
- Slower and ~~low~~ low cost of production.
- Used in main memories

## ★ Memory Hierarchy

- Processor registers are fastest to access, but provide only small portion of required memory.

- Processor cache holds copies of instructions and data, implemented directly on processor chip.

Ex: L1 cache, L2 cache.



- Main memory is the large memory implemented using dynamic memory components typically assembled in DIMMs (larger in size but slower)

- Secondary storage is inexpensive, slower compared to main memory but have the largest size.


## ★ Cache Memories

- Cache is the small, fast memory interspersed between processor and main memory.

- Locality of reference refers to phenomenon in which program tends to access some <sup>set of</sup> memory locations for a particular time period.

- Temporal locality suggests that whenever an item / data is first needed, it shall be brought to cache, since it is likely to be needed <sup>again</sup> soon. (LOOP)

- Spatial locality suggests that the adjacent addresses to the fetched item be brought to the cache memory as well.
- Cache block/line is a set of contiguous address locations of some size.



### - Cache Hit

- Cache control circuitry determines whether requested word currently exists in cache or not, main memory is not involved. (during Read operation)

For write operations, there are two main protocols:

- Write-Through (data simultaneously updated in both cache and main memory) (simple and reliable)
- Write-Back (only cache location updated, main memory location is updated later)

### - Cache Miss


- Read operation for a word that is not in the cache constitutes a Read Miss.

Main memory  $\rightarrow$  Cache  $\rightarrow$  Processor

- Load-Through (~~processor~~ main memory  $\rightarrow$  processor) (reduces processor waiting time) (complex circuits)

- Write Miss uses write-through protocol, data is written directly into main memory.

## Mapping Functions



Note:

- 1 KB =  $2^{10}$  B
- 1 GB =  $2^{30}$  B
- 1 MB =  $2^{20}$  B

$$\log_2(2^x) = \log_2(y)$$

$$x = \frac{\log y}{\log 2}$$

### ① Direct-Mapping

- Simplest way to determine cache locations in which to store memory blocks.
- Here, block  $j$  of main memory maps on block  $j/k$  (where  $k$  is no. of lines in cache) on cache.
- Since more than one memory block is mapped onto given cache block position, conflicts may arise. Can be resolved by new block overwriting current block.

Ex:

- Main Memory Size = 4 GB =  $2^2 \times 2^{30} = 2^{32}$  B
- Cache Size = 1 MB =  $2^{20}$  B
- Block Size = 4 KB =  $2^2 \times 2^{10} = 2^{12}$  B

To obtain the physical address split.


$$\begin{aligned} \text{No. of physical address bits} &= \log_2 2^{32} = 32 \text{ bits} \\ \text{No. of blocks in MM} &= \frac{2^{32}}{2^{12}} = 2^{20} \end{aligned}$$

$$\begin{aligned} \text{No. of block bits} &= \log_2 2^{20} = 20 \text{ bits} \\ \text{No. of lines in Cache} &= \frac{2^{20}}{2^{12}} = 2^8 \end{aligned}$$

$$\text{No. of line bits} = 8 \text{ bits}$$

$$\begin{aligned} \text{No. of tag bits} &= 32 - 8 - 12 \\ &= 12 \text{ bits} \end{aligned}$$

(Line Size = Block Size)



$$\begin{aligned} \text{Tag Directory Size} &= \text{Cache lines} \times \text{Tag Bits} \\ &= 2^8 \times 12 = 3072 \text{ bits} \end{aligned}$$

Note: Tag bits identify the MM block residing in the Cache line.

Ex: Lower order bits select one of the words in the block address.

• Cache line, locates the position of the word in the cache.

Ex: Cache: 128 blocks of 16 words each (total 2K words)  
MM: 64 K (4K blocks of 16 words each)  
Physical Address → 16 bits,

Offset (words within block) ⇒ Since each block has 16 words each,  $\log_2 16 = 4$  bits

Cache line ⇒ cache has 128 blocks,  $\log_2(128) = 7$  bits

Tag ⇒  $16 - 7 - 4 = 5$  bits

(5, 7, 4)

Cache has 128 blocks of 16 words each.  
 Differentiates  $\rightarrow$  Tag      Block      Word  
 between (1 & 128)       $\downarrow$        $\downarrow$        $\downarrow$   
                                  5       $\log_2 128 = 7$  /  $\log_2 16 = 4$

Ex:

System uses 32-bit addresses.

MM Size  $\Rightarrow$  1GB =  $2^{30}$  bytes

Cache Size  $\Rightarrow$  4KB =  $2^{12}$  bytes

Block Size  $\Rightarrow$  64B =  $2^6$  bytes

Offset  $\Rightarrow$  Each block has 64 bytes  $\Rightarrow \log_2 64 = 6$  bits

Cache lines  $\Rightarrow$  Number =  $\frac{2^{12}}{2^6} = 2^6 = 64$  blocks


$\log_2 64 = 6$  bits

Tag =  $32 - 6 - 6 = 20$  bits  $\therefore (20, 6, 6)$

## ② Associative Mapping

Here, a main memory block can be inserted into any cache block position, leading to more efficient use of space.

For above example



## ③ Set Associative

Blocks of cache are grouped into sets. Mapping allows block of MM to reside in any block of specific set.

Ex: If there are 64 sets, then  $\log_2 64 = 6$ -bit set field will determine which set desired block is in.

No. of blocks per set is a parameter which determines the technique used (direct / associative)

Extreme conditions: One block / set  $\rightarrow$  direct mapping  
 All blocks in one set  $\rightarrow$  associative

(MM block  $j$ )  $\rightarrow$  (block  $j$ ) % (No. of sets in cache)

For MM addressable by 16-bit address,  $\frac{2^{16}}{2^4} = 2^{12}$  blocks.  
(16 words/block)

$$\frac{x}{16} = y \text{ (block in which } x \text{ exists)}$$

$$y \% (\text{sets}) = \text{set number in cache.}$$

TAG	SET	WORD
-----	-----	------

### Direct-Mapping

- Each block from MM has only one location in cache.

### Associative-Mapping

- A block from MM can be placed at any cache position.

### Set-Associative

- A block of data from MM can be placed within a specific set.

TAG	LINE	WORD	TAG	WORD	TAG	SET	WORD
-----	------	------	-----	------	-----	-----	------

- Searching time is less.

- Searching time is more.

- Searching time increase with increase in no. of sets.

- Simple & fast.

- Complex & slow

- Relatively complex.

- Low cache-hit ratio

- Higher cache-hit ratio

- Medium cache-hit ratio

- Stale Data refers to the outdated / old data that no longer reflects the current state of system. It can be mitigated by regularly updating or refreshing cache data.

### ★ Replacement Algorithms

- When new block is to be brought into cache and all positions are full controller must decide which old block to overwrite (the one that has not been referenced for a long time) (which is called Least Recently Used (LRU) block)

P.T.O →

(i) Handling Cache Hits

- When processor requests for block already present in cache, counter (referenced block) = 0  
counter (< ref) = (+1)

(ii) Handling Cache Misses (cache full)

- When processor requests for block not present in cache, block with highest counter value removed, replaced with new block, counter (ref) = 0, counter (remaining) (+1).

(iii) Handling Cache Misses (cache not full)

- If set is not full, new block added, counter (ref) = 0, counter (remaining) (+1).

Ex CPU → A → B → C → A → D → E → A → D → C → F  
 Reference ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑  
 Miss Miss Miss Hit Miss Miss Hit Hit Hit Miss

	A	A	A	A	A	A	A	A	A	A
		B	B	B	B	E	E	E	E	F
			C	C	C	C	C	C	C	C
					D	D	D	D	D	D
Counter	0	1	2	0	1	2	0	1	2	3
	1	0	1	2	3	0	1	2	3	0
	1	2	0	1	2	3	3	3	0	1
	1	2	3	3	0	1	2	0	1	2


Hit Ratio =  $\frac{4}{10} = 0.4$

Ex A byte-addressable computer has a small data cache capable of holding 8 blocks of 32-bit words each of the given HEX addresses, repeated 4-times. Assuming cache is empty initially, show contents of cache after each pass and compute hit rate.

200	—	0010000	<u>000</u>	00	→ 0
204	—	0010000	001	00	→ 1
208	—	0010000	010	00	→ 2
20C	—	0010000	011	00	→ 3
2F4	—	0010000	101	00	→ 5
2F0	—	0010000	100	00	→ 4
218	—	0010000	110	00	→ 6
21C	—	0010000	111	00	→ 7
24C	—	0010000	<u>011</u>	00	→ 3

- To address 8 blocks,  $\log_2 8 = 3$  bits
- To address bytes within block  $\rightarrow 32$  bits = 4 bytes  
 $\log_2 4 = 2$  bits

For HEX address, total bits = 12  
 Tag bits = 7 bits



Pass 1:

200 (Miss) (0)  
204 (Miss) (1)  
208 (Miss) (2)  
20C (Miss) (3)  
2FO (Miss) (4)  
2FH (Miss) (5)  
218 (Miss) (6)  
21C (Miss) (7)  
24C (Miss) (8)  
(replace 20C)

Pass 2:

200 (Hit)  
204 (Hit)  
208 (Hit)  
20C (Miss) (Replaced in ①)  
2FO (Hit)  
2FH (Hit)  
218 (Hit)  
21C (Hit)  
24C (Miss) (Replaced now)

- Same happens in Pass 3 and 4 too. After 4 passes, total misses =  $9 + 2 + 2 + 2 = 15$

$$\text{Miss \%} = \frac{15}{12 \times 4} = \frac{15}{48} \times 100 = 31.25\%$$

$$\text{Hit \%} = 69\%$$

### \* Performance Considerations

- Common measure of success of a computer is price/performance ratio. Performance depends on how fast instructions can be brought into processor and how fast they can be executed.
- Hit rate is no. of hits (successful access to data in cache) as fraction of all attempted accesses.
- Miss rate is no. of misses as fraction of attempts.
- When miss occurs, extra time is needed to bring back data from slower to faster memory, during which processor is stalled.

waiting for it, this is known as miss penalty.

- Let  $h \rightarrow$  hit rate,  $M \rightarrow$  miss penalty,  
 $C \rightarrow$  time to access information in cache.  
Average time (access) experience by processor,

$$t_{avg} = hC + (1-h)M$$

Ex Access time to cache =  $T$

Access time to MM =  $10T$

When cache miss occurs, block of 8 words transferred from MM  $\rightarrow$  cache,  $10T$  seconds to transfer first word and  $T$ /word for rest of 7 words,  $T$  for initial access to cache,  $T$  seconds for cache  $\rightarrow$  processor.

$$M = T + 10T + 7T + T = 19T$$

Assuming 30% of instructions perform read/write operation, there are 130 memory accesses for every 100 instructions.  
 $h(\text{instructions}) = 0.95$ ,  $h(\text{data}) = 0.97$ .

$$\text{Improvement} = \frac{\text{Time w/o cache}}{\text{Time with cache}} = \frac{130 \times 10T}{100(0.95T + 0.05(19T)) + 30(0.97T + 0.1(19T))} = 4.7$$

Compared to an ideal cache with 100% hit rate ( $h=1$ ) (all memory references take one  $T$ )

$$\frac{\text{Time for real cache}}{\text{Time for ideal cache}} = \frac{100(0.95T + 0.05(19T)) + 30(0.97T + 0.1(19T))}{130T}$$

$\downarrow$   
faster by 2x

- \_/\_/\_
- Hit rate can be improved by (a) making cache larger (high cost) (b) increasing cache block size keeping total cache size constant (spatial locality) (c) larger blocks to load into cache in single miss, takes longer to transfer and increases miss penalty. (d) load-through approach.

- For multilevel cache in high performance processors such as L1 and L2 cache:

$$t_{avg} = h_1 C_1 + (1-h_1)(h_2 M_1 + (1-h_2)M_2)$$

where  $h_1 \rightarrow$  hit rate in L1 cache

$h_2 \rightarrow$  hit rate in L2 cache

$C_1 \rightarrow$  time to access L1 cache

$M_1 \rightarrow$  miss penalty in L2  $\rightarrow$  L1

$M_2 \rightarrow$  miss penalty in MM  $\rightarrow$  L2

- No. of misses in L2 cache  $\Rightarrow (1-h_1)(1-h_2)$

Ex: Processor has 2 L1 caches & 1 L2 cache.

$$C_1 = T$$

$$M_1 = 15T, \quad M_2 = 100T$$

$$h_1 = 0.96, \quad h_2 = 0.80$$

(a) Misses in both L1 and L2 cache =  $(1-0.96)(1-0.80)$   
 $= 0.008$


(b)  $t_{avg} = 0.96T + 0.04(0.80(15T) + 0.20(100T)) = 2.24T$

(c)  $t_{ideal} = 0.96T + 0.04(15T) = 1.56T$

(d)  $\frac{t_{avg}}{t_{ideal}} = 1.45$

## COA INPUT / OUTPUT ORGANIZATION


### ★ Accessing I/O Devices



- Some addresses in address space of processor are assigned to I/O locations instead of main memory, implemented as bit-storage locations (flip/flops) in the form of a registers. (Memory-mapped I/O) I/O registers

Load R2, DATAIN  
Store R2, DATAOUT.

### ★ I/O Device Interface



- I/O device is connected to interconnection network by using a device interface, which includes registers to serve as buffer for data transfer, registers to hold current state of device, and to store control information (behaviour) of device.

### ★ Program-Controlled I/O

- It is a method in which program that performs all functions needed to realize desired action.
- Rate of data transfer from keyboard  $\rightarrow$  processor solely depends on typing speed of user.

- Rate of output transfer from computer to display is much higher ~~that~~ than speed of processor in execution.
- One way to reduce transfer latency is signalling protocol



- A program is needed to perform the task of reading the characters produced by keyboard, string these characters in memory and sending them to display.

INPUT: When key is pressed, keyboard circuit places ASCII-coded characters into KBD-DATA register and sets ~~KBD-STATUS~~ KIN  $\rightarrow$  1. Processor detects KIN signal and transfers contents of KBD-DATA  $\rightarrow$  processor register.

READWAIT      Read the KIN flag  
                   Branch to READWAIT if KIN = 0  
                   Transfer data from KBD-DATA to R5

(01)  
 READWAIT      LoadByte R4, KBD-STATUS  
                   And R4, R4, #2      (test)  
                   Branch-if-[R4]=0 READWAIT  
                   LoadByte R5, KBD-DATA


\_/\_/\_

OUTPUT: When  $DDUT = 1$ , display is ready to receive a character. Processor transfers ASCII-encoded character to  $DISP\_DATA$  and  $DDUT \rightarrow 0$ .

WRITEWAIT    Read the  $DDUT$  flag  
Branch to WRITEWAIT if  $DDUT = 0$   
Transfer data from  $R5$  to  $DISP\_DATA$ .

(a)  
WRITEWAIT    LoadByte  $R4, DISP\_STATUS$   
And  $R4, R4, \#4$                     (test)  
Branch-if- $[R4] = 0$  WRITEWAIT  
StoreByte  $R5, DISP\_DATA$ .

## ★ Interrupts



- Sometimes, hardware/software ~~all~~ alerts the processor of a high-priority process needing immediate attention, causing an interruption in the current program being executed.
- As a result, after receiving the interrupt request processor stores the PC contents temporarily and loads the address of the Interrupt-Service-Routine (ISR), executes the required task and returns control to the interrupted task.
- When the processor loads the ISR it send a signal to the device to remove the interrupt <sup>request</sup> signal.

- \_ / \_ / \_
- Interrupt latency is the delay caused by saving registers and restoring interrupted process state from the time interrupt is received to start of ISR execution.

## ★ Handling Interrupt Requests

- Device raises interrupt request.
- Process interrupts program currently being executed and saves contents of PC and process status (PS) registers.
- Interrupts are disabled by clearing IE (interrupt enable) bit in PS to 0.
- Action requested by ~~ISR~~ interrupt is performed by ISR, deactivates interrupt-request signal.
- Upon completion, saved contents of PC and PS are restored and execution of interrupted program is resumed.

## ★ Handling Multiple Devices

- Efficiently handling of interrupts from multiple devices involves identifying requesting device, determining the appropriate ISR, managing interrupt priorities and handling simultaneous requests.
- The process can poll devices to check their IRQ bits to identify requesting device, which is time consuming <sup>(Interrupt Request)</sup>
- Vectored interrupts are a type of interrupt handling where device that generates interrupts provides the address

\_/\_/\_

of the specific ISR directly into CPU. IVT is a table in memory that holds the address of all possible ISRs.

- Higher priority interrupts can interrupt low priority ISRs. (nested interrupt)

## \* Direct Memory Access (DMA)

- Allows data to be transferred directly between MM and I/O devices w/o intervention of CPU, reducing overhead.

• DMA controller: 

Status and control	31	30			1	0
	IPQ	IE			R/W	Done

Starting Address

Word Count

- Starting Address register is where data transfer begins, Word Count is no. of words to transfer.
- Read/Write bit (1 → read, 0 → write)  
MM → I/O      I/O → MM
- First, CPU initiates DMA transfer by providing starting address, word count and direction of transfer.
- DMA controller, then directly transfers data between I/O device and memory, and increments memory address and decrements word count.
- Upon completion, DMA controller updates status registers of CPU. Transfer is done.